

# HW/SW Interface generation for SoC IP Integration Using Standard Bus

Imed Moussa and Thierry Roudier

Tni-Valiosys Group, France  
(Arexsys), Meylan



Web : [www.tni-valiosys.com](http://www.tni-valiosys.com)



# Outline

- **Arexsys Task in SpeAC**
- **IP Reuse for SoC Design Using On Chip Bus (OCB)**
- **HW/SW Interface Generation**
- **Tool Development for IP Integration**
- **Conclusion**

# Contribution to Work Packages

## ■ WP - 3 :

- ❖ Mapping functional specification into a macro-architecture


## ■ WP - 4 :

- ❖ Automatic targeting of commercial RTOS
- ❖ IP Integration using On Chip Bus (OCB)
- ❖ HW/SW Interface generation (SW drivers and HW interfaces)

## ■ WP - 5 :

- ❖ Co-simulation environment using SystemC

# Arexsys task in SpeAC Design Flow



# Outline

- Arexsys Task in SpeAC
- IP Reuse for SoC Design Using On Chip Bus OCB
- HW/SW Interface Generation
- Tool Development for IP Integration
- Conclusion

# Problem Statement

## Problem:

Create a system-on-a-chip, comprising several million gates, that satisfies rapidly-evolving market requirements for:

- ✓ Speed
- ✓ Power
- ✓ Area
- ✓ Application Performance
- ✓ Time to Market


## Tools:

- ✓ System Specification
- ✓ Existing IP Cores integration

# IP Reuse Motivations


- **Trends for SoC Design**
  - ❖ Reusable IP would be extensively used
  - ❖ IP integration at different system level design
  - ❖ Interconnect IP using on-chip standard bus
  - ❖ IP/Bus automatic interface generation
  - ❖ Bridging the gap between macro and micro-architecture
- **On chip communication architecture key to high performance system**
  - ❖ Use of standard OCB
- **Improve productivity**
  - ❖ Meet time to market requirements

# IP Presentation






# IP Modeling



# OCB Architecture




# Outline

- Arexsys Task in SpeAC
- IP Reuse for SoC Design Using On Chip Bus (OCB)
- HW/SW Interface Generation
- Tool Development for IP Integration
- Conclusion


# IP HW Interfaces

Master/Slave Interface


Interfaces generated



# HW / SW Interfaces Generation Link




# IP SW Interfaces



# Outline


- Arexsys Task in SpeAC
- IP Reuse for SoC Design Using On Chip Bus (OCB)
- HW/SW Interface Generation
- Tool Development for IP Integration
- Conclusion

# Actions and Development inside SpeAC





# IP Integration Flow Tool



# Conclusion

- Automatic IP Integration is a key issue to SoC design
- HW/SW Interface generation is mandatory for a high performance on chip communication system
- Speac partnership will strongly contribute to the improvement and the validation of our methodology based on IP integration using OCB
- In spite of the unclear funding situation, considerable progress has been made in our task specification