SpeAC Internal Site

3rd open SpeAC Workshop, June 22, 2005 in Friedrichshafen
System Level Design in the MEDEA+/Ekompass Project SpeAC

  • Registration
  • Agenda 3rd open SpeAC Workshop
  • 
    
    Programme
    Wednesday, June 22, 2005
    10:00 - 10:10 Welcome 10:10 - 10:30 System House / SME Supply Chain in Distributed SoC Designs Peter Ganal, tecnotron elektronik GmbH 10:30 - 10:50 XML based Integration Platform Gerd Lutz, EuroTelematik AG 10:50 - 11:10 IP Integration with standardized XML Ottmar Ried, EADS Astrium GmbH 11:10 - 11:30 Pattern-based integration of tools and workflows Clive Thomsen, Technical University of Braunschweig 11:30 - 11:45 Coffee break 11:45 - 12:05 Embedding the Digital Hardware Implementation Flow into a Simulink-Based System Design Methodology Joachim Gerlach, Robert Bosch GmbH 12:05 - 12:25 From System to Analog - Narrow the Gap! Walter Hartong, Cadence Design Systems GmbH 12:30 - 13:30 Lunch 13:30 - 13:50 A SystemC-based Modeling Methodology for Complex ICs Ulrich Nageldinger, Infineon Technologies AG 13:50 - 14:10 Performance Evaluation of Networking Systems: Combination of Analytical Method with Measurement System Simon Künzli, ETH Zurich 14:10 - 14:30 Control-Flow Aware Communication and Conflict Analysis Alexander Viehl, FZI Karlsruhe 14:30 - 14:45 Coffee break 14:45 - 15:05 sciPROVE 2.0: SystemC based Environment for SoC Verification and Validation Richard-Peter Hoffer, sci-worx GmbH 15:05 - 15:25 Heterogeneous Multi-Abstraction Level Simulation and Co-Simulation of Electronic Control Units for Automotive Applications Eva Ulicna, Melexis/IMMS 15:25 - 15:45 Break 15:45 - 16:45 Guided Tour for Guests (IC clean room, SDO)


    Last modified: June 15, 2005 by Oliver Bringmann, FZI.